From 2cd2a936aab93ebe53f57412ebbefacb0929f651 Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitlyn.keil@students.olin.edu>
Date: Thu, 12 Oct 2017 19:37:46 -0400
Subject: [PATCH 01/11] Pushing homework to work on tomorrow

---
 decoder1to32.v   |  8 ++++++++
 mux32to1by1.v    |  8 ++++++++
 mux32to1by32.v   | 45 +++++++++++++++++++++++++++++++++++++++++++++
 register32.v     | 14 ++++++++++++++
 register32zero.v | 10 ++++++++++
 5 files changed, 85 insertions(+)
 create mode 100644 decoder1to32.v
 create mode 100644 mux32to1by1.v
 create mode 100644 mux32to1by32.v
 create mode 100644 register32.v
 create mode 100644 register32zero.v

diff --git a/decoder1to32.v b/decoder1to32.v
new file mode 100644
index 0000000..ae5f662
--- /dev/null
+++ b/decoder1to32.v
@@ -0,0 +1,8 @@
+module decoder1to32
+(
+output[31:0]  out,
+input         enable,
+input[4:0]    address
+);
+    assign out = enable<<address; 
+endmodule
\ No newline at end of file
diff --git a/mux32to1by1.v b/mux32to1by1.v
new file mode 100644
index 0000000..2fcb12f
--- /dev/null
+++ b/mux32to1by1.v
@@ -0,0 +1,8 @@
+module mux32to1by1
+(
+	output      out,
+	input[4:0]  address,
+	input[31:0] inputs
+);
+	assign outputofmux = inputs[address];
+endmodule
\ No newline at end of file
diff --git a/mux32to1by32.v b/mux32to1by32.v
new file mode 100644
index 0000000..fc25d52
--- /dev/null
+++ b/mux32to1by32.v
@@ -0,0 +1,45 @@
+module mux32to1by32
+(
+output[31:0]  out,
+input[4:0]    address,
+input[31:0]   input0, input1, input2, input3, input4, input5, input6, input7, input8, input9, input10, input11, input12, input13, input14, input15, input16, input17, input18, input19, input20, input21, input22, input23, input24, input25, input26, input27, input28, input29, input30, input31
+);
+
+  wire[31:0] mux[31:0];			// Create a 2D array of wires
+
+  // Connect the sources of the array
+  assign mux[0] = input0;
+  assign mux[1] = input1;
+  assign mux[2] = input2;
+  assign mux[3] = input3;
+  assign mux[4] = input4;
+  assign mux[5] = input5;
+  assign mux[6] = input6;
+  assign mux[7] = input7;
+  assign mux[8] = input8;
+  assign mux[9] = input9;
+  assign mux[10] = input10;
+  assign mux[11] = input11;
+  assign mux[12] = input12;
+  assign mux[13] = input13;
+  assign mux[14] = input14;
+  assign mux[15] = input15;
+  assign mux[16] = input16;
+  assign mux[17] = input17;
+  assign mux[18] = input18;
+  assign mux[19] = input19;
+  assign mux[20] = input20;
+  assign mux[21] = input21;
+  assign mux[22] = input22;
+  assign mux[23] = input23;
+  assign mux[24] = input24;
+  assign mux[25] = input25;
+  assign mux[26] = input26;
+  assign mux[27] = input27;
+  assign mux[28] = input28;
+  assign mux[29] = input29;
+  assign mux[30] = input30;
+  assign mux[31] = input31;
+
+  assign out = mux[address];	// Connect the output of the array
+endmodule
\ No newline at end of file
diff --git a/register32.v b/register32.v
new file mode 100644
index 0000000..603e002
--- /dev/null
+++ b/register32.v
@@ -0,0 +1,14 @@
+module register32 #(
+  parameter WIDTH = 32
+) (
+    output reg [WIDTH-1:0] q,
+    input      [WIDTH-1:0] d,
+    input                  wrenable,
+    input                  clk
+);
+	always @(posedge clk) begin
+		if(wrenable) begin
+			q = d;
+		end
+	end
+endmodule
\ No newline at end of file
diff --git a/register32zero.v b/register32zero.v
new file mode 100644
index 0000000..c7118aa
--- /dev/null
+++ b/register32zero.v
@@ -0,0 +1,10 @@
+module register32zero #(
+  parameter WIDTH = 32
+) (
+    output reg [WIDTH-1:0] q,
+    input      [WIDTH-1:0] d,
+    input                  wrenable,
+    input                  clk
+);
+	q = '0;
+endmodule
\ No newline at end of file

From cb4d857f5e40983b267c12c377e2412731f6346a Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitlyn.keil@students.olin.edu>
Date: Sun, 15 Oct 2017 09:47:31 -0400
Subject: [PATCH 02/11] rewrote regfile to include decoders

---
 regfile.v | 24 ++++++++++++++++++------
 1 file changed, 18 insertions(+), 6 deletions(-)

diff --git a/regfile.v b/regfile.v
index b8a3c74..faf5b12 100644
--- a/regfile.v
+++ b/regfile.v
@@ -5,6 +5,10 @@
 //   2 asynchronous read ports
 //   1 synchronous, positive edge triggered write port
 //------------------------------------------------------------------------------
+`include "register32.v";
+`include "register32zero.v";
+`include "decoders.v";
+`include "mux32to1by32.v";
 
 module regfile
 (
@@ -18,10 +22,18 @@ input		RegWrite,	// Enable writing of register when High
 input		Clk		// Clock (Positive Edge Triggered)
 );
 
-  // These two lines are clearly wrong.  They are included to showcase how the 
-  // test harness works. Delete them after you understand the testing process, 
-  // and replace them with your actual code.
-  assign ReadData1 = 42;
-  assign ReadData2 = 42;
+  genvar i;
+  wire[31:0] whichWrite;
+  reg [31:0] register[31:0];
+  
+  decoder1to32 chooseWrite(whichWrite, RegWrite, WriteRegister);
+  for(i = 0; i < 32; i= i+1) begin
+    register32 writeToReg(register[i], WriteData, whichWrite[i], Clk);
+  end
+  
+  register32zero setZero(register[0], WriteData, 1, Clk); // Make sure register[0] is always zero
+  
+  mux32to1by32 read1(ReadData1, ReadRegister1, register[0],register[1], register[2], register[3], register[4], register[5], register[6], register[7], register[8], register[9], register[10], register[11], register[12], register[13], register[14], register[15], register[16], register[17], register[18], register[19], register[20], register[21], register[22], register[23], register[24], register[25], register[26], register[27], register[28], register[29], register[30],register[31]);
+  mux32to1by32 read2(ReadData2, ReadRegister2, register[0],register[1], register[2], register[3], register[4], register[5], register[6], register[7], register[8], register[9], register[10], register[11], register[12], register[13], register[14], register[15], register[16], register[17], register[18], register[19], register[20], register[21], register[22], register[23], register[24], register[25], register[26], register[27], register[28], register[29], register[30],register[31]);
 
-endmodule
\ No newline at end of file
+endmodule

From 279ee53ea2b291233adec77b1265cadb165f1db6 Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitly.keil@students.olin.edu>
Date: Tue, 17 Oct 2017 10:06:11 -0400
Subject: [PATCH 03/11] Neatening up files

---
 mux.v       | 54 +++++++++++++++++++++++++++++++++++++
 regfile.t.v | 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++-
 regfile.v   | 17 ++++++------
 register.v  | 27 +++++++++++++++++++
 4 files changed, 164 insertions(+), 10 deletions(-)
 create mode 100644 mux.v

diff --git a/mux.v b/mux.v
new file mode 100644
index 0000000..3a05730
--- /dev/null
+++ b/mux.v
@@ -0,0 +1,54 @@
+module mux32to1by1
+(
+	output      out,
+	input[4:0]  address,
+	input[31:0] inputs
+);
+	assign outputofmux = inputs[address];
+endmodule
+
+module mux32to1by32
+(
+output[31:0]  out,
+input[4:0]    address,
+input[31:0]   input0, input1, input2, input3, input4, input5, input6, input7, input8, input9, input10, input11, input12, input13, input14, input15, input16, input17, input18, input19, input20, input21, input22, input23, input24, input25, input26, input27, input28, input29, input30, input31
+);
+
+  wire[31:0] mux[31:0];			// Create a 2D array of wires
+
+  // Connect the sources of the array
+  assign mux[0] = input0;
+  assign mux[1] = input1;
+  assign mux[2] = input2;
+  assign mux[3] = input3;
+  assign mux[4] = input4;
+  assign mux[5] = input5;
+  assign mux[6] = input6;
+  assign mux[7] = input7;
+  assign mux[8] = input8;
+  assign mux[9] = input9;
+  assign mux[10] = input10;
+  assign mux[11] = input11;
+  assign mux[12] = input12;
+  assign mux[13] = input13;
+  assign mux[14] = input14;
+  assign mux[15] = input15;
+  assign mux[16] = input16;
+  assign mux[17] = input17;
+  assign mux[18] = input18;
+  assign mux[19] = input19;
+  assign mux[20] = input20;
+  assign mux[21] = input21;
+  assign mux[22] = input22;
+  assign mux[23] = input23;
+  assign mux[24] = input24;
+  assign mux[25] = input25;
+  assign mux[26] = input26;
+  assign mux[27] = input27;
+  assign mux[28] = input28;
+  assign mux[29] = input29;
+  assign mux[30] = input30;
+  assign mux[31] = input31;
+
+  assign out = mux[address];	// Connect the output of the array
+endmodule
\ No newline at end of file
diff --git a/regfile.t.v b/regfile.t.v
index f13815a..38d0da7 100644
--- a/regfile.t.v
+++ b/regfile.t.v
@@ -3,6 +3,8 @@
 // or broken register files, and verifying that it correctly identifies each
 //------------------------------------------------------------------------------
 
+`include "regfile.v"
+
 module hw4testbenchharness();
 
   wire[31:0]	ReadData1;	// Data from first register read
@@ -109,7 +111,6 @@ output reg		Clk
 
   // Test Case 1: 
   //   Write '42' to register 2, verify with Read Ports 1 and 2
-  //   (Passes because example register file is hardwired to return 42)
   WriteRegister = 5'd2;
   WriteData = 32'd42;
   RegWrite = 1;
@@ -138,6 +139,79 @@ output reg		Clk
     $display("Test Case 2 Failed");
   end
 
+  // Test Case 3: 
+  //   Write '15' to register 2, read unassigned ports and make sure they are
+  //   unassigned
+  WriteRegister = 5'd2;
+  WriteData = 32'd15;
+  RegWrite = 1;
+  ReadRegister1 = 5'd5;
+  ReadRegister2 = 5'd3;
+  #5 Clk=1; #5 Clk=0;
+
+  if((ReadData1 !== 32'bx) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;
+    $display("Test Case 3 Failed");
+  end
+
+  // Test Case 4:
+  //  Attempt to write '25' to register 0, verify failure with Read Ports 1 and 2
+  WriteRegister = 5'd0;
+  WriteData = 32'd25;
+  RegWrite = 1;
+  ReadRegister1 = 5'd0;
+  ReadRegister2 = 5'd0;
+  #5 Clk=1; #5 Clk=0;
+
+  if((ReadData1 != 32'b0) || (ReadData2 != 32'b0)) begin
+    dutpassed = 0;
+    $display("Test Case 4 Failed");
+  end
+
+  // Test Case 5:
+  //  Write '25' to register 1, verify port 1 is 25 and port 4 is not
+  WriteRegister = 5'd1;
+  WriteData = 32'd25;
+  RegWrite = 1;
+  ReadRegister1 = 5'd1;
+  ReadRegister2 = 5'd4;
+  #5 Clk=1; #5 Clk=0;
+
+  if((ReadData1 != 32'd25) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;
+    $display("Test Case 5 Failed");
+  end
+
+  // Test Case 6:
+  //  Write '15' to register 4, verify that register 1 is 25
+  //  and register 4 is 15.
+  WriteRegister = 5'd4;
+  WriteData = 32'd15;
+  RegWrite = 1;
+  ReadRegister1 = 5'd1;
+  ReadRegister2 = 5'd4;
+  #5 Clk=1; #5 Clk=0;
+
+  if((ReadData1 != 32'd25) || (ReadData2 != 32'd15)) begin
+    dutpassed = 0;
+    $display("Test Case 6 Failed");
+  end
+
+  // Test Case 7:
+  //  Make sure write enable is working.
+  WriteRegister = 5'd5;
+  WriteData = 32'd15;
+  RegWrite = 0;
+  ReadRegister1 = 5'd5;
+  ReadRegister2 = 5'd5;
+  #5 Clk=1; #5 Clk=0;
+
+  if((ReadData1 !== 32'bx) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;
+    $display("Test Case 6 Failed");
+  end
+
+  $display("Read 1: %d   Read 2: %d", ReadData1, ReadData2);
 
   // All done!  Wait a moment and signal test completion.
   #5
diff --git a/regfile.v b/regfile.v
index faf5b12..ab6563a 100644
--- a/regfile.v
+++ b/regfile.v
@@ -5,10 +5,9 @@
 //   2 asynchronous read ports
 //   1 synchronous, positive edge triggered write port
 //------------------------------------------------------------------------------
-`include "register32.v";
-`include "register32zero.v";
-`include "decoders.v";
-`include "mux32to1by32.v";
+`include "register.v"
+`include "decoders.v"
+`include "mux.v"
 
 module regfile
 (
@@ -24,16 +23,16 @@ input		Clk		// Clock (Positive Edge Triggered)
 
   genvar i;
   wire[31:0] whichWrite;
-  reg [31:0] register[31:0];
+  wire [31:0] register[31:0];
+
+  register32zero setZero(register[0], WriteData, 1, Clk); // Make sure register[0] is always zero
   
   decoder1to32 chooseWrite(whichWrite, RegWrite, WriteRegister);
-  for(i = 0; i < 32; i= i+1) begin
+  for(i = 1; i < 32; i= i+1) begin: write
     register32 writeToReg(register[i], WriteData, whichWrite[i], Clk);
   end
   
-  register32zero setZero(register[0], WriteData, 1, Clk); // Make sure register[0] is always zero
-  
   mux32to1by32 read1(ReadData1, ReadRegister1, register[0],register[1], register[2], register[3], register[4], register[5], register[6], register[7], register[8], register[9], register[10], register[11], register[12], register[13], register[14], register[15], register[16], register[17], register[18], register[19], register[20], register[21], register[22], register[23], register[24], register[25], register[26], register[27], register[28], register[29], register[30],register[31]);
   mux32to1by32 read2(ReadData2, ReadRegister2, register[0],register[1], register[2], register[3], register[4], register[5], register[6], register[7], register[8], register[9], register[10], register[11], register[12], register[13], register[14], register[15], register[16], register[17], register[18], register[19], register[20], register[21], register[22], register[23], register[24], register[25], register[26], register[27], register[28], register[29], register[30],register[31]);
 
-endmodule
+endmodule
\ No newline at end of file
diff --git a/register.v b/register.v
index dc9b8cb..a1226fd 100644
--- a/register.v
+++ b/register.v
@@ -14,4 +14,31 @@ input		clk
         end
     end
 
+endmodule
+
+module register32zero 
+(
+    output reg [31:0] q,
+    input      [31:0] d,
+    input             wrenable,
+    input             clk
+);
+  always @(posedge clk) begin
+    q = 0;
+  end
+endmodule
+
+module register32 #(
+  parameter WIDTH = 32
+) (
+    output reg [WIDTH-1:0] q,
+    input      [WIDTH-1:0] d,
+    input                  wrenable,
+    input                  clk
+);
+  always @(posedge clk) begin
+    if(wrenable) begin
+      q = d;
+    end
+  end
 endmodule
\ No newline at end of file

From 1643174174b78f30c8f52ce3541a12a8ec6780cf Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitly.keil@students.olin.edu>
Date: Tue, 17 Oct 2017 10:13:51 -0400
Subject: [PATCH 04/11] Updating test cases

---
 regfile.t.v | 289 +++++++++++++++++++++++++++++++++++++++++++++++++++-
 1 file changed, 286 insertions(+), 3 deletions(-)

diff --git a/regfile.t.v b/regfile.t.v
index 38d0da7..7a0d931 100644
--- a/regfile.t.v
+++ b/regfile.t.v
@@ -124,6 +124,291 @@ output reg		Clk
     $display("Test Case 1 Failed");
   end
 
+  // Test Case 1.0: 
+  //   Write nothing, verify that 2 is '42' and nothing else has changed
+  WriteRegister = 5'd2;
+  WriteData = 32'd42;
+  RegWrite = 0;
+  ReadRegister1 = 5'd2;
+  ReadRegister2 = 5'd0;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 != 0)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.0 Failed");
+  end
+
+  ReadRegister2 = 5'd1;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.1 Failed");
+  end
+
+  ReadRegister2 = 5'd3;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.3 Failed");
+  end
+
+  ReadRegister2 = 5'd4;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.4 Failed");
+  end
+
+  ReadRegister2 = 5'd5;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.5 Failed");
+  end
+
+  ReadRegister2 = 5'd6;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.6 Failed");
+  end
+
+  ReadRegister2 = 5'd7;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.7 Failed");
+  end
+
+  ReadRegister2 = 5'd8;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.8 Failed");
+  end
+
+  ReadRegister2 = 5'd9;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.9 Failed");
+  end
+
+  ReadRegister2 = 5'd10;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.10 Failed");
+  end
+
+  ReadRegister2 = 5'd11;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.11 Failed");
+  end
+
+  ReadRegister2 = 5'd12;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.12 Failed");
+  end
+
+  ReadRegister2 = 5'd13;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.13 Failed");
+  end
+
+  ReadRegister2 = 5'd14;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.14 Failed");
+  end
+
+  ReadRegister2 = 5'd15;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.15 Failed");
+  end
+
+  ReadRegister2 = 5'd16;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.16 Failed");
+  end
+
+  ReadRegister2 = 5'd17;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.17 Failed");
+  end
+
+  ReadRegister2 = 5'd18;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.18 Failed");
+  end
+
+  ReadRegister2 = 5'd19;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.19 Failed");
+  end
+
+  ReadRegister2 = 5'd20;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.20 Failed");
+  end
+
+  ReadRegister2 = 5'd21;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.21 Failed");
+  end
+
+  ReadRegister2 = 5'd22;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.22 Failed");
+  end
+
+  ReadRegister2 = 5'd23;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.23 Failed");
+  end
+
+  ReadRegister2 = 5'd24;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.24 Failed");
+  end
+
+  ReadRegister2 = 5'd25;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.25 Failed");
+  end
+
+  ReadRegister2 = 5'd26;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.26 Failed");
+  end
+
+  ReadRegister2 = 5'd27;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.27 Failed");
+  end
+
+  ReadRegister2 = 5'd28;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.28 Failed");
+  end
+
+  ReadRegister2 = 5'd29;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.29 Failed");
+  end
+
+  ReadRegister2 = 5'd30;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.30 Failed");
+  end
+
+  ReadRegister2 = 5'd31;
+  #5 Clk=1; #5 Clk=0;	// Generate single clock pulse
+
+  // Verify expectations and report test result
+  if((ReadData1 != 42) || (ReadData2 !== 32'bx)) begin
+    dutpassed = 0;	// Set to 'false' on failure
+    $display("Test Case 1.31 Failed");
+  end
+
   // Test Case 2: 
   //   Write '15' to register 2, verify with Read Ports 1 and 2
   //   (Fails with example register file, but should pass with yours)
@@ -208,11 +493,9 @@ output reg		Clk
 
   if((ReadData1 !== 32'bx) || (ReadData2 !== 32'bx)) begin
     dutpassed = 0;
-    $display("Test Case 6 Failed");
+    $display("Test Case 7 Failed");
   end
 
-  $display("Read 1: %d   Read 2: %d", ReadData1, ReadData2);
-
   // All done!  Wait a moment and signal test completion.
   #5
   endtest = 1;

From 42db5b162661e892ded13233570280c4b53a5328 Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitly.keil@students.olin.edu>
Date: Wed, 18 Oct 2017 09:05:13 -0400
Subject: [PATCH 05/11] Putting everything together

---
 hw4written.pdf | Bin 0 -> 10699 bytes
 1 file changed, 0 insertions(+), 0 deletions(-)
 create mode 100644 hw4written.pdf

diff --git a/hw4written.pdf b/hw4written.pdf
new file mode 100644
index 0000000000000000000000000000000000000000..8d114b059f43b35081defdf3df3bdbb848cc4899
GIT binary patch
literal 10699
zcmcI~1yr2NvMw%zI|K+raG$~5-60U%83>ZW-Q6KTa0yOuf&~fg76OFeL4pM*KnN1J
z13PEmz0W>(z4z8zx7YgD-+xVYRd;pwRCV=7r!Fna24?35(EZ%}*f#(G13^Fsb6bG0
zFpxvb%Mk+PkTP>Mvv;rtaHyMELtKEIFa}M4s3-sewY+Bp+!OxZ;(-ysp=4v}0yN;h
z=QjdyNIAGcU4h`gw&eOtOLb=li>DA*paBQ0Lon44Pgfv^!V8#6$=`3O-){w&FkLls
zTZn}#@V=M23hK%ddNP_IAn!xh{v?=4sepm}|DbUK!JvN-xq#sNkv|OVuU)+F{XYkH
zZwqG#Y&d@ygF_SI;^5|N0kh8ikTd}tDiBK>Gf4+epuxQ=J^@Z3FPIb7Z%qeRGgk<Z
zlMi%n5U49mh6|AAUyA=_(R;$blqy4@)~?TiU|uc&hpdggE5sSdA!`p4A`P){u!P+A
z72x9P3^98F@XYr6*p7`rjfr}^T)Kmy`wbOYwh)^>^G&iUHn!^4`ZWjs>ieZGH(<a*
zkr)D8mj`mOq-N~oCPKuA@esTOCzUsXuRBCv3~u?q&u&WS9q;yMY_}7T>&@rGI)>`h
zA!|y;yD@HPR7xwx4h!zOc$BbL_7P-zxZrFF+h<;c=Gy5XBVL#t_TX>eTt|L(IlX(A
zp(j}}ev{geH&S#9H#+vL_<qs+?(LuJ=YH1yF<LM`;P>+TJ=Fk?r*7u14-4{PRRB07
zZCqW{A<j|`FB~19_mcr@qGMxuZ!9o~8^9qCv9W#*qw+l1+TOwWsiT<%Y&}au+-)o%
za?WO6e_GVwuO@|YNNN3HUD%BMQGreO3)otQy4l+U`R=F7=<kL<nDgP*@}ht{7P3mu
zH+yUq`d)5WKFf-Q)gYNvD>~N0OQj@Y5;*^+{s}XBp}tp9XzZ6Pbc^XxJ6+90xjK6f
z(k2q>L>`tlpQieNO4W!&kqZw|kK5*&qYICtql=uCmUSy97E^dr5GgBhMPN5$tV24^
zVqb0)l?(-TO#d1ox~DL90s}75Ah|}AIFONvg^8(xxuU#cf+P(-6AmspT!nkJ1|>O|
zrU>$qQLjbdE5lM3f+mRH5CET+DhnJ)IHVH820Bi8zMv_OEokS{WO!M72FE}kqyOux
zQ9*C7u~D>|dQoNelp%y@<`UzKcsIGzxXCx{ZB$wRBPEv1#<&A|xz^<Rn2Ib8iwY{2
z#UGU2ZBjo%{onDi?wY!e<@d^&C&$0$zm)o3_Ue<1-n_uJON$pt_4X;0kdXK!<|rjK
zMMn!zUQRW`Ck(Z>g?fG8<5HiSr`tWetU6M;>snpR_vocr2g8kHe*e-2_33(c1U#WM
z#ReP(&Y^{@!JQDmo#$7u1i?>-ZJT%UTgy0g=%}E4!5;UduTPb1=D6@u^Dz<V{(_Hi
zNl4sXQgv}vvz@GmfJ1);b<C-Y0DX;LAK26rm1)emX{8Q7ea`drlr(4Mxx66pyPlza
z`@q7EAo%oG17>n0qd#Tm^wNC3M=!M$JrV3Bif{L=bY(b!gjGh%p2{e=1|5n%A6oLG
z9<W`s5~S`L>>nLfBGpFavv}IZ-q5UTG|l{B;z%vNE%fQeC6sT&Ep={wr<hN+@43cX
z2xFD}lx(@+NHYzu%~mM~66a!3YXucqB1XmuCrXg7*Yh|oQ3-0?A;M`Bd}vWi*bivz
zVAkam#Go-^-V<JJNnJCF%;7RLKs8qaZ}zuXdYOQ;@=Y5Ve`Lgi{qa`AP`U2vd9+q0
z)ub|Rlt+aZH&Dkjb7grOsS{Mv(yG+KUcnG0EK*8ICekVEq){DIdZfWt6$SdliJJoS
z?Uz1oM)*vX+B|h?CSMrf%yuwWTM9cz)Kg?DSj=bF&DgBS*<HaWRxPeln&-v)%{60K
z*`lo~&!&?VdMW`0u|MpumuQFS!$#)W%4e$F#}7`0Wj|f*LJ0^y?SH8xGB<V=cwtU8
zBcv@$d`0z1e`0pgD^Xr?Y}{<p6-mzRQ{9vDi>EFO<k&-ojmL>hWI9eGBzVSYZ=5&t
zr?%vT*SoxPZcNInMv@lz2(ySz_m#HEJZ1X1XSZkujLEaW0^|k;i*9dwKNt=w5~Y2R
zoM@8oNVN$PLfH6}wy#?lBe=bhjkfJ#e;NvO6!u4_S0ik@>*Rv-ji6E;MtTeF6~;xh
zM2P928^^198SkE+c`bQM@<~uUMKL9p%Z$@rks`gL4QkSCi9p4P!jW*-PV1k5caCY5
z7`r!yxX9y)zu)?7@t24xJfw()vzE+WJfz*$g28fwD)Q6C^dm{M>D*!HTA(-1iDmE9
z*?VYazu&K@f=tCKt-VOYR`|+AXYbAS=_DW0mlGtP`9@G%EFPPFa2*(qy!vT}EE&S=
zDKQ<Df_(g0Jn~D>x0tps0cZ42{gLd>+YN^525nABV@K*Mz$y}h5l#&Y%%R~#n4wwi
z`IhM@ytg98QCYK&KOmXt;m4Eg@~vO^*kzsVh0=XR_&jFIj1L5A6wrGbes%>>7$$`s
z_yk2!1ojw$C*wH8G;K`U+yz$%Ss&Z5WQ48l%e<v+IKSE8o4fTfuz7CnE#hH*w7W}D
ze)5F3)2H_mv=xGT`hLO~(ZAqyi8f2UAMK(xcy?mrv9VVlNnOK}=gh%rStGWrm{VSr
zc41O7JEO~W*mcKaV)Y8KyuHkM@>>yM%{o`pIVLJ2=9eX}T83SQSR**G+bk2ToW)Uz
zKE>nKF+rPTFW@`dZo7XO1KwpGy&q2;ilMPyFCPmgUZ2-GqOEpGBe*ia(O~#S%r<EB
zWbLkhC-!;fXtl$Yy4tQ7bv;S<VQ~9EA<f4tVuTDm=^nwf%+)^Rjm1>gBCDeUaI&x+
zElCt@27}>?*qOAL=*}t*Mx!UTa?Zv`Dn3=W>J$z|4GJf(ll?yvBcdYl5Q5=YJW`a|
zHtI4-KbNMVdUhNM3+qdMp}y3|3=#*voM)(ze?@Nk1O<ieOb;9365lI&&|s8`wL?eu
zKl#afzw_Hq{w4alk8l3Xdvb$0!T;~x6V~Jp@5#*rbELnWCm6&D`*?7;DrPQrKv!os
z$e&)5Ls3#ej`MdM@;66$AC^7*C};0rZf5TS6u9@94=(dB@d_Lq96SgP9`+)D)kfgp
zkdWZu*l8Y~P(&CR0S+GaD|R#*9Ks#!Q~Ul&il=C-3aoaJf@2-l1i`~UyD~YuEr})8
zoGTc?Y>eY$$1k3)@$d(5+&Bv#X3roOa~49dwj`k0G)L)98;>>5B+%F^^rk<(T(}Gw
z!zdOUL9NT~J24_*GU<uzwwhZIWc2Ls2@1eJ2B8e%NOM)uU2B<Hzg*{g-D`}rrt<UI
zX5^c#L-kh+h3;z%x3SnMOdZ)s+Gq8d=b0b<Ubj&CQ{KK59Ep3LUW9(o#TmgRwIxyb
z<C3U^C17aA$lupncZ#g1G<O0S7n^YT1Du?^Wes-v7nv8oT)lRlk6>yWOH$<jq$clQ
zbiJ)@6O8$GUGK?&|5g+g`@lO_5nI`F<9RI|(o7WY6AabZ+SK?~8K-VGeodgYu+q;&
z0>iFJ>i8EI{tjxA`JquMBWd+0)!ga;xObUa$B#ZrkUlB(yMh>;MjHsORJW(}9uoV+
z?>0W3OcB$Xqch6>W>DlDqnsQb!88%%xBlIYiLb#Y*x-nQKEnCjc{9R~O>A;cLV&_o
z5z3F<w#K1|MY|d-Ys;d_+(F7RR4VE@SzB5gxT`zkz@+WaJw;S}iiO!!ye#v|D)!DO
zHc%x};hWrChVJE?D-aVpS{kRQq~)VbXgL(iac=Xyv`j+k8$c=2YigpL75>S~-h%~Q
zxj76nN}VK~YyIgOds=__jHSl$*<vGHV&SJ&KaG^Y`>WQPcD0C&mgA6)s9o3IWw0iD
zH#P%>olkAU*pq`nVP~0HAxzcF7fdUO>hx~bLOMnA7bDP-OtXMO-H4xG`8kBLm&K-T
zXd*sM>9@rthx&87Yae_-=uX1Qt=!Jvsr8^H?w1qy{Rx&zvdGTEVUxfOTFx+w?;tcD
z>ZLdl-#~7P4M3kr$UZx;WZ-5tJ55{KSwH%)1D>?>n&thGWr!r@rRjM?VjZ#UTgxsH
zqN5ZVD}Egj<hae8*Nt#lacFGYv7@nwoRK3lU$Ut&S1KTC^7R1z3XH=>sL)Pr{=^jw
zHkI`xI2Ul|e5dd_?Mp`p@1aQ&rs;t@jpWX+$t;R%CO=F+_t$%L35l$s=97H_T%_|&
zC`YX{%@&0k1oS*y`uar2TEbI)!%m}vDpDP`TBldj5eo=qZYx&}nynK1o;ezMoG}B4
z-8!Nilr^pUgO)o<);eoCg{_-DKTw{rd#SN8L8fNP^0A%jyj*d=;clsL=dWP3nwio`
z!(n``hun5!Jv-9{U7}k|rinb7t$yL7FS^8wTi*A^q*Te^?5Yq&TPV1z_C$D&A?B=i
zKYY5Y(@l(0xxIHavj5vw>1AE*#mti^TKXBpr;6~!Sb7=NNgDaza@=C*7N9aM9^epO
zTnUs)gV)#zg=>%usrd_D;vZ9^ZAi?dsyXpP7+$12th!$Z3^j71ynMY-GztXRwkS^+
zSZ_3_jYUeuc7_JydX2&xAJ-h4VZH-)N>S}RP9NB~t|J|0`&5Cb?=w4v;K!Y(gYkA!
zLsuQHb)IPntHY=*w(F-nMIWD7`P7cUyLGq98#P;eq0|ud5RRrtSa+sDdKDR;xks>-
zN3ed(BpyQn7|BuNRh;gA__xAyG4gr!9N%BxSt=})eN!z_^@@Kcn**5p;5n+xqL<Ls
z4LuHKrL7fpZf0mq{W@)DNQ2jX+|^kbVT=^Fy=Y1+bw@y_YLwc>;aRzmHoP;S0jyYy
zYeYZbR4CtB$xN^HqTy5eat6t{(5?dpy(HbMS&gnT>8gBloWEi6bIWrOm)GGl=6f6v
zv)@;gS!x63h{pnU2+GuLX%MwQR!PCGNb7Y$G?GHJx0=hWiyGAV9GyD|+wf1&)@GM6
zH7UZi8occ;U&_<jvis1#B-c=ZmL^>~O}ldUGIE3&+u>@4BIU}*i!AL9patrsC~uIx
z8GSz>zo(>9pYqK*Uc(}CkpPs~<+(<AK8~)^Putm1SrbW(zjT|4;T});CK(ICaEFtC
zc#K%ki;F0d++Q{#n*@=Gpa5*Lf$FO=bGt^Tfa_*!5IkAy#dq4YdeZrJGO|xL#R!|z
zRnRc4EfNc&tr(A)Iy~8{EKrmdJSHBQqaVtX`lNA`RLqFfAH|EEhjhm;H55!4DWVY%
zKmAMiwATFvi`Jd|<OePyXpD&1&9~2GRePrzTPn$TRcnM#+o9!77e5tHf;YrZdf;P3
zBxq@f9`R!i>j^m$L<KAshO#ZKl~*D`cGA!$9aDlN=k164%e7csikE)U-O}fKTwRcz
zzF%Ie&NJmgRJCmtxe4#IjNc#Nn5~KZ)X9K^mRYWcE)@jASeKXxaIR_&Pdv(20h53C
z6%3iVMpYlZ>bT}!l$FKxT+jT37A7!cdSgL77|5QV;zTxygCzO$)mf8jvZ0DL$Mv0W
zm-`%<8#oNCHJJSYS6_tN`@_t$dO=AKkDrMG#S7QDRtN3pH+!KNg&a$W9~s$rf2|8_
zq!`4w+B!99o8}sQ|6>0d%Z7KnH$QdJkc6;#$7)}6rASxzYkh1eR`r(`_@f-P!a<Z{
zW5|G{RFK3taiHDo2-2@ABND?H=W1yElDR6uWe!O(`?ge6>e(h4KIkdekGE}K6Rp^`
zK?SWvRn8$vnsn;JhPLt1=Rx!mljG@K8R|%tNY27GVVa35Wc4iEH#p^M`X<6sRr=PA
z@RUxrz7~pV9T?SBg$%=IWaO0@35tOf{7Pj8eX-}XWJ-0P4^QlQcn!)|-bUM6LQ+z&
zpPVi%{wfX3PssE_c{jbTA@>>c+I9r})#9B_Xym>|TO}>KmOqt?Co?&jYVU^q*+t78
zC&F#);32v9bbY}Tx-_5rY>jrc!mItR&0zQ9_-!?Y3v8OI(b+}s0gd;p4sa*Ep~5dd
zX5U#O3uWtmQ#idEmX!{VSqT3kb}i514UTgEK6;yCb2dKWKHIw_RX7lMX0ZTPBW~+J
z?pF%f7a3?{NZQ-l*q+aIB$x9cdn!H&W_?poKdZ=@Ku?{MZj>%OTx%1f;_}uO@lI*I
z_>NJ}XUiEk(nJvWBB8p!MYgMtWpO#zr}|FwIikqyIFzk<(vCo?&~?s`h$!dw<%fPm
zBDZ#A9e&lXB29|BUxKG^uIyX3?ed8peN{tKz|PHxdG&L_N<h1|&jWW>@AA}b*6pL0
zMx#m2WjW1h-?DEcBw;0xR2f+f6lKV}+mIxKC9?QgXrDBHbEsuAd};FJN<I|o5}aC3
zBkjyYg@qS!<oi4Ve?lDa_C*4XK^5{z_*z8+baC#+k4cuY2_X|`rK9%)S7Ydsjd+!S
z#gin@qn!!)LPqt7zK6^77^88527R(FrB8UM5O1iHJnEpoCfR_v5?h%Rn+QuHu=P1_
zIiqH@fD$nY$iaR#zpw6B+!ws`3SG=eJ{q5Sl}m=5j(J(7H~eq3z7sGlz5X7;A3}7j
znsaD$_Lh8BK`WaTn-T9b;S;xo<?~*?OMPm;!WYvB;IQo1hlNAs+vrxS5fra9DYGn}
zXKYhGNuMws`Q<XcKKfcAh0BI}d}~-W8fjH9@2S@hH*1}ofu&qC-4^j017rpO(a3}<
z=R89R9nrYU7O`_<;n$yjY;P;uPSbuZ+`dt~`Tm{Xugk&lv;TDJ%IIa=qp!K5Il+$7
z>EG;c78MXKeuaNlaX8{`R0SFm{K(gyMwg5nP-AXHd(79VS3{-jxX=Tl|N2Z{P5I1c
zZ-$fzI5wgCv7FOn4#h17E>aHlWgwyMvmp|(>pll&9Xn#Aa?*_J-kQO0$0gdv!m)c;
zZ)m`&mpU4+#(je*))=Or`K8+1!6~IXJY}PnUux7&8R^Y(+u+Wl8E7{2G<1~S_UQH{
zT=3Yu0uTsvgbaJ_9m1_kHskcgaU=bJMkp_w2q76d6FraEEO()3H=|6A$;(>MCtNVs
zPnlh4vxFuL5WL+hgRGSmn~Gxv%1hY9w;PczS8W>4YB%+JySfMT#C!QYPKj{X78jOe
zOaMeFS?_385jMMX>!iy-c2The!UWp193a&}OZ$75<`>#wxO0XRSK%|BiTECbEQ*T5
zt+<_iRtbD;>^~7lO6GAtBK`Vepl(ee#lbTkm^0EH%qxUp57$F%ADZ`$O72z4!9@;T
z>xKHO^I6AiJ(Cm%c}E~hd48~PbSvC!*$i(gdK$pq)1@dh%z*=HrmEVY))hoY<8v11
zHLl|P$r|}q-Sw!mZDi{ro>-+yk-0lfl^}UsPpBfFOzKM{p46!S`=NF}3d{LqyEKhQ
z$QYpu`|Y`AiF;&^0FKXk(6pci&ybm#mp@W{#kDHtz@rX1#=*h%RXXh2Sg+qT%0(V&
zZru!X6mkyh)Xp!vtf^fV^bj1fr<@K5SEv|8j7{&s(;xm3k546G>d-`A$cOsQGbzcm
zp6}q0(mq=4;{Ac+<G`gWU~=PA>&#muH29bdhOd@fopS|1>yWJ8nR7bYT=OS_of+%M
zr7y~u#--&&W}aPW*DNC+ecLCe<C099M|;J7wt@D^fgd%$E^DK*ZpNr2KgAJ_xZLH|
zx?$5M?#e}~O<jd$&M*qC=4B7cR-8rdh`p<)5zy!CXMBjM^Y|lB_}0W!U53I!o=B2S
zO@`!`dIM+0$fbx!f#cz+O<txJ@DU<32Z{o5Rfq{{j<ZaZt3v?wc@1ot^ACfynj%Gv
z{dt1$*(03t2kZ+*!J>kt9~PZ8eZDdm5V3DyjW1np_f=2R$BqH(CisixXLzkT&wVey
z5%kPad2QrL`rUaBE=cq>!5;yyKQsX~Q753`u?Dp8uEg^=6I#|hS{g2J3J2Q(3CI*p
z(Hs10S+$S-CEYNVn_00#ieFE>iJcRUi6+OtJg1#Jlq7uahRCZ;$~Ca(JpWeBzgCUm
zBliSZJ$*xfJ8D=S8qjuSuKy?;!~eC}XN9u2q6Qf|OAyw+tX+4<sPm8L2Nw0SS&%!O
zM>1sq4j{{HJh^<T%v~ky1d50v3x{xjXl4B4&<ghkR{x`jqru)tQQ1Cd=o%#(Z_xv0
z#7BA_8X<8$oO5C4+Xr@J6v+n}@I-&eKs5X<;SHP?CakIzb&4z}@p80itOFZcE-kG=
zZ1!#F)Mf`L^K?d}^JPuMUMs5?A$fq!wu!1LQl3%k9n0*u0xX$Z06&3uB~F0dcb|^;
z_-QX?1->(bcYkCBmwpr6nQy|YN;FpZgtFPiQvD%I(e+t)v0#W}Tej?{`B45J?e2Sx
z4aRYbsy%eU9c5o9Z!;UT>ne#R8`6_1TIZ~~ycEexsExY^P$b2Rm-I#L`QqDqMA<jP
znx4fKj$N!Z>r*$3^$rjG^7Wpep!MNtxa4Eu=<keV1KQ+LVRGubPb)&^J;(0QW9IoN
zkAma)s9v~q&hVVdgYK{yL1PrCDqg%rPFzB=rFWJ8Df@AsLHM^k2P`%5_iO^pnD=(X
z`<*Yi|A0@v3HZ+fA1;CZT_T8=^ZzGv!Uwyg`JFl8<AEhq{`V3mDF2-}nTI7xj{Z!X
z1Rugijrx!{K_&TZ2v|x5jwX?nz?)ZHTt<1o%?_!?udAyd=1zpR`vsQ~KBIq?UT0HS
zX1h>o+p-xrtYO7GM>_e)LEd*g<K%^LjI^hl*5@e4#h7@fy*%QMf*2y9%8m&Ea-;Li
z>qNN~u$Y6zpv?7{2|B^vpumSd`78vpR82*=&I3MRF!t*7B6?(2?MTPo_o9zmpL;QV
z-IuNVHY-%65{J42t#he4eyHd6hY0cESPC7La6Oar(aFiz%tZ0}<;c<E8J79+=kkTg
z$@1pQO~RJi)l?AIKqTUcR7ZoB{o!YBB96fz(i<`eqr9K+BQ311(W5pO+&k2jiH0_l
zDSOM)9?I2-_~?^~B@6XUf58r8x>h-l+Yi-2>Fot3bJFIE-RM~xMTa(G;EV(~UXM}Q
zF$yP!JKkhS8oYNgQB>Q0sJA(bQg>cp(fP%Zw>RY*##yF#XT-E@1wqw(REN(ym0ZV8
zebG)Xa<bl!$m*zxrbnKdZ64M%wY_W$Xb7?EEOW9oCK1d){D$+r(FA!M0(h=9*+C}k
zlL5HR)!qv9oV;VPj%X7bqSKFtzY$X({uK;tv5VonCBG196<04*-+g4(V2M!@#769t
zN7PsyEM@F-yUDhOn%tHQilYs$Lm2Y)d0meh-ZLbC(Amto=-zkEj>L35CFFJ|=06BY
zueByMHE-k{qKR39Kx@V-J1Bl^V&o~0JimSK;{ymDv8FdE0a%Ms;tj?~geFU3b;`RE
z)8cFeENNOXv^6akW9UJu9PG!RYzB+_;IfiTeWnPa%QA`><4Z(SsW*_KXF^!`zJFF9
zP;xY`BE*Z(<vz|{6rEr{B+ZIPpsR?0KQ}{;Ul1C-`V*^HzeGs>WR8CoQ81}bB{fe*
z!}B66+w|CbKsI>gmFY*h@Ck_&uvW=19?)1j4hx4s>eSWft4^?>;#3=iI;92|LCV`#
zzCKo+u8{}S@{#<Cj8Z6{C86|Yw%{2vjb*BKAmduMC+6(oWa#X-IN^wLoC>iU#BJQ`
zSNyKb#mNZY3%TH|O>h|fir*R3Aw_)tP%pTaGQFDoLbw^Uee`_Q=1rZR1k1Y+2GrV9
zG+C;J(wIvUKeG|ev|!Qo&3ZuC5s>T-`<W5I@1rhxqJ_orI1XZz8;L0|0*^E<1O-d>
zrTg%ljmPHB5Tv}BTPFAYjb~%zV@q3{xK4l<9IZpTinRLnSkL*L2-U`b1=mEgl<bVl
z1qK0pB;7l~p_~AFiuuJ;?^$Tw(`hk*v>%q&U1X?b<>q})&Tur1T5e|K@Rp8b;wF-o
zcNsheUpaoDOr0^L^EMj0QcaMMGb0w5Lk~~2f>V~(dDWxUFO!Ol^;%tv)c)Pv;0!+3
z49Jw>UA4}M<{6U?lVxx%{v=9CA&%PxZTDo0o_p#x9?J|TUFQDJ$}5bLT~w~{^n~S@
zDL}O9@l)Ihrf)e+he@_gM$L_lE{EY}0g#GU!*LTM`m?DD$0j}S`xWn3#)4>{1mCz0
zRA^-{J$`&Xtu@C^9?x^RBZ9r1B&<N<WZJ7&+&f?to78o3vgcVz^A=_06Vc3a%7Ld^
zu^tsg%8m|24z=^l`^2Ny<t?SoOf)hZP!6*asO+9OiQ8#zn83;vV9`G^U+i0BTuy5T
z-w!k^yE{~VWyD`YiAiKf;(fC>0%7f1$cdhEF}+|8cSK1C-MN{#0tW2^BGB_pDK-P2
z_AhsgPo<B`wo})O61WN@joN6x0<|}CCb!=mL#I}gM9szNdH}l02r}31L~k}g0~+S*
z%50cF*m@KzRuOVL&Bgh*c;tW01Y)Nas^_Rp$Hgw28X-(P^A&3L|2&yt!|LEGJ?`ox
zT#+1L+8rhM2o1$-1G`^q=rwAEbb-JShLUuBKw<vAPVBQaD&phg{P{>EK<8tDKx!;Z
zEO94HRy9{Kk2fz^A3xWSihrS9gJlRJg`GI0CeDiUjSV=SR(3KZpioe6e>`c--hW5Q
z`F&?eo={0ITf^;2Nab2Q=CK-P{<%d|6XzSbXr#74(dwgl*#)=g*TtgKk>c1o%<P5&
z2moxrDoG5ud~pzYl<Olt=}Q4|nYP1{$+rb9>dM$~wv+Kz9N*E$4kww2Sz1&2pw^!a
zuAMR?sE^9Nn05<<R~}O4<EvY#dIvk^;}w+~fc?S}$WW|mWVzkTWIofRSyS&$!dDXu
z$6@7@um?;k=<g~?TAEFhaU)MA79h`mZ#-Oem!(+DTw=O=T9({}V8(<5-@khxd2?yL
zOvUnS+BvKKnqzP~P{1}BGi#oF@Ou(lX}j;(s2aZgtKsbsIokj>`nB5eGWo(1bAAx|
zH#n|Saw<HCc;zT5cIwFi7Ky5khPl9zmOZ|kY4i**VQIrD;mXNS2P+V+?xXdi+Dlh8
z=<6o?WlPJ4fD8>5#i8B@2&%9c0p>yB9bxr93hjLah8y+$aIj17-HJ~`Zg&+!GpmnQ
zSTo=AO%9H5#C;T^l@^{L&nSU8xDD_19Fz|PY1^bzXc`v}qS611^&W%*V6onVCY|4!
z0{&0~`_c4X6G3$HOLPd4`Z=BkQKshNg$y(Ep&Yf5*k05RzgrFNFq2C0WzxgI!PWlG
z?_Bomk$N+Dg}9Vhh*8{A$=$?9|3h%|R~XN42npYPbn*wJ=l>p4@#n430|4cBY{PjE
zM)}{1Z7}|fZQu%FHbeb0wh2Ok*$eX_wm}H^9ot~TNZ3A}WM0Wu1+YLyqHVzxt#sy9
zNGu9OTD)=OOM|~w^+C#MT<J&437o^Q5p&7dQP#bKU8cSWQEP|dZn)Bq*%Z`KT`lTr
zsFW{{#>#r}X+^3bbn)?5#l{M&SuMNMa;^1ah6ejN0eF4ny16Q0@ARdq<tNc=SsZoX
zNzKGc6t+g~h(tuUnfsOV2;NO{Q^F$&#aNyDC@aIc<$mNQIt-1PkU-RusHzKtRzCW4
zrxeJ3+XBI4P)~(~e7GEC5@pGq8!B(DEVwP?wgeHhFYnc^P@(673ej85a+i8-Sv0h$
z;+_P}5(}PL9@xhFF%vf7alWE5Rk)^jcl$|iiheAos3_0gfKwJ6b(YkC*bCjO`nh40
zr@S;M)`fJz*qE>}EwLeVSW$2``F=xOl6{tys@xb}=m&gO%!XT=PfhM;-PzG^YKCCT
zeBOFc>sn5xX3t5m&jOoKPx6>+vyaQD9(ermHH`?pSbT4~$>UF2G;>>KS%nrK1$=|?
zwE5F3<1aaBH^*e0xZF4-<yN@;`$VoLN~{CK6>y@>IbH+a_#O`+Tl)b!ejMDMHZRr>
z(Ir;gc1Ee&Q|y37;zkt--$}j_=xT}}l$@mw?n34LTC$W*qA}Xtq}vs`zPFlze$AkO
znfWwj=WFSN<7i<WMW8>ZDQ-79?8{}^y#MBjD<<XGv!pQ%v9Bw&XEc1rU$Wf`_i{O9
z7{do*15A`UG|WHvmMe|MX>Hbj4eoJNgiIpYe-++f=v*ler%CN_P`9^v=li&V6Dc)g
z%Jv+C*i{XDiZiXxT=)KQ-V>v%y(z);d9h=sc_0yMz&>>|_Ung@j`in8e>itw!!|nR
z{a=a%?73gK_p9~3z{4TkZ*=Tv*D!8pikItv#H?!qY9haNX)BfQBC4B+EQoT2r%p&d
zGCp}9IxGICE&W%VofHi4<!a*qmA*%lF-i+^g1~%W5SSk%00QxFv4MCPKp+Mt7{=_L
z&%qhUs0(q1q0w|4ob9AwP$_2!kcXd#2gU${-C4R>z(8gH6USe!nmwH%RsawX%mo1b
zS%ADeJX}0LE8w3rFbvOiUx3j6rt$uh2Iho8>;8?8lOJ}+{ckjG&_DTjxnZ{WJ0B-E
z-#_>`xdr~AmzV#adU*vvFvQ*8<q3fQArEF>9vHmuUwi;pXEPgni1Pzd@~MqC<lZna
zfS&^l<oIyg&7lCbasYyVLj)D1fd;~y7GQoWUP~)ZkQsyrYz~HS@qzgHtjs|CU<e<-
g8NVp-|IG4$Jach1b9Q~0kNX>XE&v^!jGF9!0bOB&!T<mO

literal 0
HcmV?d00001


From 1cbbe7119fca648dbe798ab0811d1bc214578c26 Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitlyn.keil@students.olin.edu>
Date: Wed, 18 Oct 2017 09:06:12 -0400
Subject: [PATCH 06/11] Removing out of date files

---
 decoder1to32.v | 8 --------
 1 file changed, 8 deletions(-)
 delete mode 100644 decoder1to32.v

diff --git a/decoder1to32.v b/decoder1to32.v
deleted file mode 100644
index ae5f662..0000000
--- a/decoder1to32.v
+++ /dev/null
@@ -1,8 +0,0 @@
-module decoder1to32
-(
-output[31:0]  out,
-input         enable,
-input[4:0]    address
-);
-    assign out = enable<<address; 
-endmodule
\ No newline at end of file

From 55998f1e6da23f50c66adec963767bfe15d2e79c Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitlyn.keil@students.olin.edu>
Date: Wed, 18 Oct 2017 09:07:32 -0400
Subject: [PATCH 07/11] Removing out of date files

---
 register32zero.v | 10 ----------
 1 file changed, 10 deletions(-)
 delete mode 100644 register32zero.v

diff --git a/register32zero.v b/register32zero.v
deleted file mode 100644
index c7118aa..0000000
--- a/register32zero.v
+++ /dev/null
@@ -1,10 +0,0 @@
-module register32zero #(
-  parameter WIDTH = 32
-) (
-    output reg [WIDTH-1:0] q,
-    input      [WIDTH-1:0] d,
-    input                  wrenable,
-    input                  clk
-);
-	q = '0;
-endmodule
\ No newline at end of file

From f35e73e7d6f251b3f5a0d0f18b52b4bfd295b2df Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitlyn.keil@students.olin.edu>
Date: Wed, 18 Oct 2017 09:07:43 -0400
Subject: [PATCH 08/11] Removing out of date files

---
 register32.v | 14 --------------
 1 file changed, 14 deletions(-)
 delete mode 100644 register32.v

diff --git a/register32.v b/register32.v
deleted file mode 100644
index 603e002..0000000
--- a/register32.v
+++ /dev/null
@@ -1,14 +0,0 @@
-module register32 #(
-  parameter WIDTH = 32
-) (
-    output reg [WIDTH-1:0] q,
-    input      [WIDTH-1:0] d,
-    input                  wrenable,
-    input                  clk
-);
-	always @(posedge clk) begin
-		if(wrenable) begin
-			q = d;
-		end
-	end
-endmodule
\ No newline at end of file

From 1cec593f0725b58d6e3d79b64ae9583c008d3698 Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitlyn.keil@students.olin.edu>
Date: Wed, 18 Oct 2017 09:07:57 -0400
Subject: [PATCH 09/11] Removing out of date files

---
 mux32to1by32.v | 45 ---------------------------------------------
 1 file changed, 45 deletions(-)
 delete mode 100644 mux32to1by32.v

diff --git a/mux32to1by32.v b/mux32to1by32.v
deleted file mode 100644
index fc25d52..0000000
--- a/mux32to1by32.v
+++ /dev/null
@@ -1,45 +0,0 @@
-module mux32to1by32
-(
-output[31:0]  out,
-input[4:0]    address,
-input[31:0]   input0, input1, input2, input3, input4, input5, input6, input7, input8, input9, input10, input11, input12, input13, input14, input15, input16, input17, input18, input19, input20, input21, input22, input23, input24, input25, input26, input27, input28, input29, input30, input31
-);
-
-  wire[31:0] mux[31:0];			// Create a 2D array of wires
-
-  // Connect the sources of the array
-  assign mux[0] = input0;
-  assign mux[1] = input1;
-  assign mux[2] = input2;
-  assign mux[3] = input3;
-  assign mux[4] = input4;
-  assign mux[5] = input5;
-  assign mux[6] = input6;
-  assign mux[7] = input7;
-  assign mux[8] = input8;
-  assign mux[9] = input9;
-  assign mux[10] = input10;
-  assign mux[11] = input11;
-  assign mux[12] = input12;
-  assign mux[13] = input13;
-  assign mux[14] = input14;
-  assign mux[15] = input15;
-  assign mux[16] = input16;
-  assign mux[17] = input17;
-  assign mux[18] = input18;
-  assign mux[19] = input19;
-  assign mux[20] = input20;
-  assign mux[21] = input21;
-  assign mux[22] = input22;
-  assign mux[23] = input23;
-  assign mux[24] = input24;
-  assign mux[25] = input25;
-  assign mux[26] = input26;
-  assign mux[27] = input27;
-  assign mux[28] = input28;
-  assign mux[29] = input29;
-  assign mux[30] = input30;
-  assign mux[31] = input31;
-
-  assign out = mux[address];	// Connect the output of the array
-endmodule
\ No newline at end of file

From 833e7891e266e6260cb611ebdb503f14babbcebb Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitlyn.keil@students.olin.edu>
Date: Wed, 18 Oct 2017 09:08:25 -0400
Subject: [PATCH 10/11] Removing out of date files

---
 mux32to1by1.v | 8 --------
 1 file changed, 8 deletions(-)
 delete mode 100644 mux32to1by1.v

diff --git a/mux32to1by1.v b/mux32to1by1.v
deleted file mode 100644
index 2fcb12f..0000000
--- a/mux32to1by1.v
+++ /dev/null
@@ -1,8 +0,0 @@
-module mux32to1by1
-(
-	output      out,
-	input[4:0]  address,
-	input[31:0] inputs
-);
-	assign outputofmux = inputs[address];
-endmodule
\ No newline at end of file

From df89fba345fb56fa2468a82420e6126d4816f2d7 Mon Sep 17 00:00:00 2001
From: KaitlynKeil <kaitlyn.keil@students.olin.edu>
Date: Wed, 18 Oct 2017 09:14:58 -0400
Subject: [PATCH 11/11] Update README.md

---
 README.md | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/README.md b/README.md
index ddf0003..e9d4c40 100644
--- a/README.md
+++ b/README.md
@@ -1,5 +1,20 @@
 # CompArch HW b0100: Register File #
 
+Kaitlyn Keil
+
+## Instructions to Run ##
+
+Run code with:
+
+```
+>>>iverilog -o <output file name> regfile.t.v
+>>>./<output file name>
+```
+
+The terminal will display whether all the tests passed (```DUT Passed: 1```) or failed, along with the test case that failed.
+
+Written work is in the pdf [hw4written.pdf](https://github.com/KaitlynKeil/HW4/blob/master/hw4written.pdf).
+
 **Due:** Monday, October 16
 
 This homework is intended to introduce behavioral Verilog and practice test bench design. You will create your first memory, a register file, which will be reused in your CPU design.