@@ -14,9 +14,18 @@ LPCMP_Type *MAIN_COMP = CMP0;
1414//int filt_cnt = 5; //Set to 5 so we sample at 60kHz which causes it to precisely trigger only once every rising/falling BEMF
1515//int sample_en = 0;
1616
17- int filt_sample_per = 4 ; //4 = 3MHz
18- int filt_cnt = 5 ; //Set a sampling freq of 600kHz, so 5*600kHz = 3MHz total sampling freq
19- int sample_en = 0 ;
17+ //int filt_sample_per = 4; //4 = 3MHz
18+ //int filt_cnt = 5; //Set a sampling freq of 600kHz, so 5*600kHz = 3MHz total sampling freq
19+ //int sample_en = 0;
20+
21+ //int filt_sample_per = 2;
22+ //int filt_cnt = 7;
23+ //int sample_en = 0;
24+
25+ int filt_sample_per = 0 ;
26+ int filt_cnt = 1 ;
27+ int sample_en = 1 ;
28+ int cmp_hpmd = 0 ;
2029
2130//int filt_sample_per = 0;
2231//int filt_cnt = 0;
@@ -51,7 +60,7 @@ void initComp0(void)
5160 modifyReg32 (& CMP0 -> CCR2 , LPCMP_CCR2_PSEL_MASK , LPCMP_CCR2_PSEL (COMMON_COMP0_INP ));
5261
5362 //Enable high speed comparator mode
54- // modifyReg32(&CMP0->CCR2, LPCMP_CCR2_CMP_HPMD_MASK, LPCMP_CCR2_CMP_HPMD(1 ));
63+ modifyReg32 (& CMP0 -> CCR2 , LPCMP_CCR2_CMP_HPMD_MASK , LPCMP_CCR2_CMP_HPMD (cmp_hpmd ));
5564
5665 //Set filter sample period to x clock cycles
5766 modifyReg32 (& CMP0 -> CCR1 , LPCMP_CCR1_FILT_PER_MASK , LPCMP_CCR1_FILT_PER (filt_sample_per ));
@@ -95,7 +104,7 @@ void initComp1(void)
95104 modifyReg32 (& CMP1 -> CCR2 , LPCMP_CCR2_PSEL_MASK , LPCMP_CCR2_PSEL (COMMON_COMP1_INP ));
96105
97106 //Enable high speed comparator mode
98- // modifyReg32(&CMP1->CCR2, LPCMP_CCR2_CMP_HPMD_MASK, LPCMP_CCR2_CMP_HPMD(1 ));
107+ modifyReg32 (& CMP1 -> CCR2 , LPCMP_CCR2_CMP_HPMD_MASK , LPCMP_CCR2_CMP_HPMD (cmp_hpmd ));
99108
100109 //Set filter sample period to x clock cycles
101110 modifyReg32 (& CMP1 -> CCR1 , LPCMP_CCR1_FILT_PER_MASK , LPCMP_CCR1_FILT_PER (filt_sample_per ));
0 commit comments