Skip to content

Commit 13dca5b

Browse files
committed
1 verbose show cpuid, rtdsc and rtdscp usage
1 parent 9ad5ed2 commit 13dca5b

File tree

2 files changed

+22
-0
lines changed

2 files changed

+22
-0
lines changed

crates/libmwemu/src/engine/instructions/rdtsc.rs

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,5 +9,16 @@ pub fn execute(emu: &mut Emu, ins: &Instruction, instruction_sz: usize, _rep_ste
99
let cycles: u64 = elapsed.as_nanos() as u64;
1010
emu.regs_mut().rax = cycles & 0xffffffff;
1111
emu.regs_mut().rdx = cycles >> 32;
12+
13+
if emu.cfg.verbose >= 1 {
14+
log::info!(
15+
"\t{}:0x{:x} rdtsc value: {} {}",
16+
emu.pos,
17+
emu.regs().rip,
18+
cycles & 0xffffffff,
19+
cycles >> 32
20+
);
21+
}
22+
1223
true
1324
}

crates/libmwemu/src/engine/instructions/rdtscp.rs

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -10,5 +10,16 @@ pub fn execute(emu: &mut Emu, ins: &Instruction, instruction_sz: usize, _rep_ste
1010
emu.regs_mut().rax = cycles & 0xffffffff;
1111
emu.regs_mut().rdx = cycles >> 32;
1212
emu.regs_mut().rcx = 1; // core id
13+
//
14+
if emu.cfg.verbose >= 1 {
15+
log::info!(
16+
"\t{}:0x{:x} rdtscp value: {} {}",
17+
emu.pos,
18+
emu.regs().rip,
19+
cycles & 0xffffffff,
20+
cycles >> 32
21+
);
22+
}
23+
1324
true
1425
}

0 commit comments

Comments
 (0)