Design codes
file.v is the design code in verilog language . file_tb.v / file_test.v is the test bench for design code in verilog language.
forked from karanankit01/DSDP
-
Notifications
You must be signed in to change notification settings - Fork 0
0xsunil/DSDP
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Design codes
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- C 27.0%
- Verilog 21.2%
- Tcl 20.7%
- Batchfile 14.0%
- JavaScript 11.8%
- Shell 3.7%
- Other 1.6%