Skip to content
View ChampionNan's full-sized avatar
🐦
🐦

Highlights

  • Pro

Block or report ChampionNan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ChampionNan/README.md

Typing Banner

ChampionNan Profile Views GitHub Followers GitHub Stars

Dynamic Status


Who is ChampionNan?

Hello! I'm ChampionNan — a Database PhD Student bridging the gap between theoretical research and practical system engineering.

Designing query evaluation & optimization.
Bridging theoretical bounds with practical code.
Architecting high-performance database kernels.
Engineering systems that scale with data.


Tech Stack & Skills


Skill Proficiency Levels

🛠️ Systems & Core








🗄️ Database Systems





⚙️ Tools & Environment











Featured Research & Systems & Projects

Project & Research Core Contributions & Statistics Tech Stack Status
Yannakakis+ (DuckDB)
(Core Optimizer)
• Replaced native join optimizer with Greedy GYO-based enumerator.
• Implemented Bloom Filters to replace expensive semi-joins.
Hybrid CBO/RBO using DuckDB's advanced statistics.
C++
DuckDB
🚀 Live
Yannakakis+ (Query Rewriter)
(Algorithm Design)
$O(N+M)$ time guarantee on free-connex queries.
$O(min(NM, F))$ on general queries.
• Interleaves selective aggregation-joins with semi-joins.
Python
Java
📜 Published
Quorion System
(Interactive Web UI)
SQL-to-SQL Rewriter for next-gen join plans.
• Targets DuckDB, Postgres, MySQL via JDBC.
• Visual plan selection & cost-based optimization.
React
PostgreSQL
🖥️ System
Flexway O-Sort
(Secure Hardware)
$O(N log N)$ optimal oblivious sorting.
• Designed for Intel SGX (Enclave-friendly).
• Novel Flexway Butterfly Network for optimal page swaps.
C++
SGX
🔒 Security
RISC-V Implementation
(Computer Architecture)
• Designed a custom RISC-V processor core.
• Validated logic for arithmetic and branch operations.
Verilog
FPGA
⚙️ Arch
C-Minus Compiler
(Compiler Design)
End-to-End compilation pipeline (Lexer to CodeGen).
• Implemented Syntax-Directed Translation for C subset.
• Features intermediate code generation and symbol table logic.
C++
Make
🔧 Tool

GitHub Analytics

ChampionNan Activity Graph

Snake animation

GitHub Trophies


Connect & Collaborate

Popular repositories Loading

  1. RISCV RISCV Public

    Verilog 7 7

  2. COD-Lab COD-Lab Public

    关于计算机组成原理课程的实验

    Verilog

  3. OS-Lab OS-Lab Public

    four Labs finished in operating system class

    C

  4. Crawlers-about-news Crawlers-about-news Public

    using python doing crawler

    Python

  5. AI-interaction-in-sjtu AI-interaction-in-sjtu Public

    Plenty files related with AI recognition(Audio and image) are included.(Updating)

    Python

  6. ComputerArchitectureLab ComputerArchitectureLab Public

    Forked from jlpang1997/ComputerArchitectureLab

    This repository is used to release the Labs of Computer Architecture Course from USTC

    Verilog