Skip to content

v0.19.0#399

Merged
soronpo merged 24 commits into
mainfrom
training
Jun 6, 2026
Merged

v0.19.0#399
soronpo merged 24 commits into
mainfrom
training

Conversation

@soronpo

@soronpo soronpo commented Jun 6, 2026

Copy link
Copy Markdown
Collaborator

No description provided.

Oron Port and others added 24 commits June 2, 2026 13:47
…y is missing support for match expressions (lack of MatchWrapper in Exact.scala) and has a problem with if expressions.
Local VAR/CONST declarations inside a StepBlock (RT FSM state) could not
survive into the generated FSM but were left in place. Generalize the
owner-scope handling into a tailrec climbToScope helper that escapes
nested conditional and step blocks: for non-VHDL the declaration moves to
design level (before the process), for VHDL it moves to process-body level
(before the outermost step). Behavior for the existing conditional/process
cases is unchanged. Add step-block tests for both backends.

Co-Authored-By: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
@soronpo soronpo merged commit f37b96f into main Jun 6, 2026
3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant