Skip to content

Commit 0309450

Browse files
LiBinSHAHari Prasath Gujulan Elango
authored andcommitted
configs: add sama7g54 d1g and d4g som defconfig
Add NAND and SD defconfig for SAMA7G54_D1G_SOM, Add NAND and SD defconfig for SAMA7G54_D4G_SOM. Signed-off-by: Li Bin <bin.li@microchip.com> Signed-off-by: Hari Prasath Gujulan Elango <hari.prasathge@microchip.com>
1 parent 1ce321a commit 0309450

File tree

4 files changed

+82
-0
lines changed

4 files changed

+82
-0
lines changed
Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,20 @@
1+
# Copyright (C) 2025 Microchip Technology Inc. and its subsidiaries
2+
#
3+
# SPDX-License-Identifier: MIT
4+
5+
CONFIG_SAMA7G5=y
6+
CONFIG_CPU_CLK_800MHZ=y
7+
CONFIG_DEBUG=y
8+
CONFIG_DDR_SET_BY_DEVICE=y
9+
CONFIG_DDR_W631GU6NB=y
10+
CONFIG_MEM_CLOCK_533=y
11+
CONFIG_NANDFLASH=y
12+
CONFIG_JUMP_ADDR="0x66f00000"
13+
# CONFIG_REDIRECT_ALL_INTS_AIC is not set
14+
CONFIG_TZC400=y
15+
CONFIG_FLEXCOM1=y
16+
CONFIG_FLEXCOM1_IOSET=4
17+
CONFIG_MCP16502=y
18+
CONFIG_MCP16502_SET_VOLTAGE=y
19+
CONFIG_VOLTAGE_OUT4=1150
20+
CONFIG_WDTS=y
Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,21 @@
1+
# Copyright (C) 2025 Microchip Technology Inc. and its subsidiaries
2+
#
3+
# SPDX-License-Identifier: MIT
4+
5+
CONFIG_SAMA7G5=y
6+
CONFIG_CPU_CLK_800MHZ=y
7+
CONFIG_DEBUG=y
8+
CONFIG_DDR_SET_BY_DEVICE=y
9+
CONFIG_DDR_W631GU6NB=y
10+
CONFIG_MEM_CLOCK_533=y
11+
CONFIG_SDCARD=y
12+
CONFIG_SDHC1=y
13+
CONFIG_JUMP_ADDR="0x66f00000"
14+
# CONFIG_REDIRECT_ALL_INTS_AIC is not set
15+
CONFIG_TZC400=y
16+
CONFIG_FLEXCOM1=y
17+
CONFIG_FLEXCOM1_IOSET=4
18+
CONFIG_MCP16502=y
19+
CONFIG_MCP16502_SET_VOLTAGE=y
20+
CONFIG_VOLTAGE_OUT4=1150
21+
CONFIG_WDTS=y
Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,20 @@
1+
# Copyright (C) 2025 Microchip Technology Inc. and its subsidiaries
2+
#
3+
# SPDX-License-Identifier: MIT
4+
5+
CONFIG_SAMA7G5=y
6+
CONFIG_CPU_CLK_800MHZ=y
7+
CONFIG_DEBUG=y
8+
CONFIG_DDR_SET_BY_DEVICE=y
9+
CONFIG_DDR_W634GU6NB12I=y
10+
CONFIG_MEM_CLOCK_533=y
11+
CONFIG_NANDFLASH=y
12+
CONFIG_JUMP_ADDR="0x66f00000"
13+
# CONFIG_REDIRECT_ALL_INTS_AIC is not set
14+
CONFIG_TZC400=y
15+
CONFIG_FLEXCOM1=y
16+
CONFIG_FLEXCOM1_IOSET=4
17+
CONFIG_MCP16502=y
18+
CONFIG_MCP16502_SET_VOLTAGE=y
19+
CONFIG_VOLTAGE_OUT4=1150
20+
CONFIG_WDTS=y
Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,21 @@
1+
# Copyright (C) 2025 Microchip Technology Inc. and its subsidiaries
2+
#
3+
# SPDX-License-Identifier: MIT
4+
5+
CONFIG_SAMA7G5=y
6+
CONFIG_CPU_CLK_800MHZ=y
7+
CONFIG_DEBUG=y
8+
CONFIG_DDR_SET_BY_DEVICE=y
9+
CONFIG_DDR_W634GU6NB12I=y
10+
CONFIG_MEM_CLOCK_533=y
11+
CONFIG_SDCARD=y
12+
CONFIG_SDHC1=y
13+
CONFIG_JUMP_ADDR="0x66f00000"
14+
# CONFIG_REDIRECT_ALL_INTS_AIC is not set
15+
CONFIG_TZC400=y
16+
CONFIG_FLEXCOM1=y
17+
CONFIG_FLEXCOM1_IOSET=4
18+
CONFIG_MCP16502=y
19+
CONFIG_MCP16502_SET_VOLTAGE=y
20+
CONFIG_VOLTAGE_OUT4=1150
21+
CONFIG_WDTS=y

0 commit comments

Comments
 (0)