feat: add GPIO read/drive primitives for ESP32, ESP32-S2, ESP32-C3, ESP32-S3 - #52
Merged
Merged
Conversation
…SP32-S3 - ReadGPIO/SetGPIO/ReleaseGPIO/GPIOReserved over the bootloader's raw register peek/poke, using W1TS/W1TC for atomic bit set/clear and RMW only for IO_MUX and GPIO-matrix OUT_SEL config to preserve unrelated fields - per-chip register maps reject nonexistent pins, refuse driving input-only pins, and classify flash/strap/UART0/USB-JTAG reservations for the caller to gate
Member
|
🪡 thanks for the addition @jgangemi now merging. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
register peek/poke, using W1TS/W1TC for atomic bit set/clear and RMW
only for IO_MUX and GPIO-matrix OUT_SEL config to preserve unrelated
fields
input-only pins, and classify flash/strap/UART0/USB-JTAG reservations
for the caller to gate