A Framework for Design and Verification of Image Processing Applications using UVM
-
Updated
Nov 27, 2017 - SystemVerilog
#
functional-verification
Here are 30 public repositories matching this topic...
A simple UVM example with DPI
-
Updated
Aug 7, 2017 - SystemVerilog
Designing means to communicate as an SPI master, being a part of AXI interface
-
Updated
Sep 14, 2023 - Verilog
Implements a simple UVM based testbench for a simple memory DUT.
-
Updated
Oct 26, 2019 - SystemVerilog
A simple UVM testbench using UVM Connect and Octave
-
Updated
Aug 7, 2017 - SystemVerilog
This repository is meant for learning UVM using SystemVerilog. Through a verification environment, some hardware verification concepts are applied for a calculator with the four basic operations.
-
Updated
May 14, 2026 - SystemVerilog
UVM-based functional verification of an APB-based UART Master Core RTL. Includes multi-agent environment, assertions, coverage collection, and multiple test scenarios (full/half duplex, parity, framing, timeout errors) achieving 100% functional coverage and protocol compliance.
fpga eda uart systemverilog vlsi uvm testbench digital-design serial-communication apb functional-verification hardware-verification rtl-design rtl-verification uvm-environment
-
Updated
Nov 1, 2025 - SystemVerilog
Apply dataclasses concept to testbench automation in Python
-
Updated
Oct 9, 2022 - Python
A simple testbench with two refmods using UVM Connect
-
Updated
Aug 7, 2017 - SystemVerilog
UVM VIP for Single Port RAM Synchronous Read/Write
-
Updated
Jul 15, 2020 - SystemVerilog
A complete UVM-based verification environment for validating YAPP Router functionality using SystemVerilog and Cadence Xcelium, featuring advanced sequences, virtual interfaces, and coverage analysis.
-
Updated
Jun 27, 2025 - SystemVerilog
UVM 1.2 Verification of Dual Clock Asynchronous FIFO
-
Updated
Jan 31, 2026 - SystemVerilog
UVM testbench for verifying a packet router using the YAPP (Yet Another Packet Protocol)
-
Updated
Jun 24, 2025 - SystemVerilog
SystemVerilog AXI4-Lite Slave IP with Hazard-Stalled FSM. Verified with 2M+ cycle randomized regression and 'Snoop & Serialize' collision handling.
-
Updated
Feb 5, 2026 - SystemVerilog
Layered SystemVerilog testbench for verifying a parameterized Synchronous FIFO. Includes directed and constrained-random tests, functional coverage, assertions, and scoreboard-based checking.
-
Updated
Jun 24, 2025 - SystemVerilog
A parameterizable Asynchronous FIFO RTL design verified using a custom UVM-style Object-Oriented testbench. Features 100% functional coverage, cycle-accurate timing, and SystemVerilog Assertions (SVA) for CDC protocol compliance.
fpga verification fifo cdc vlsi testbench verilog-hdl digital-design systemverilog-hdl clock-domain-crossing functional-verification asic-design rtl-design uvm-verification async-fifo
-
Updated
May 16, 2026 - SystemVerilog
Simplified Advanced Encryption Standard (S-AES) Design and Verification Using System Verilog and UVM.
-
Updated
Oct 6, 2024 - SystemVerilog
RTL design and functional verification of a 32-bit ALU using Verilog HDL. Supports arithmetic, logical, and shift operations with corner-case handling such as divide-by-zero, underflow, and tri-state output enable. Simulated and verified using Xilinx ISE.
vhdl rtl verilog xilinx vlsi testbench functional-verification arithmatic-operation rtl-design-and-verification rtl-design-and-simulation
-
Updated
Jan 3, 2026 - Verilog
SystemVerilog DV of a RISC-V register file with fault injection and coverage analysis
-
Updated
Jul 19, 2025 - SystemVerilog
Improve this page
Add a description, image, and links to the functional-verification topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the functional-verification topic, visit your repo's landing page and select "manage topics."