Skip to content
View devendra-vlsi-engineer's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report devendra-vlsi-engineer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
devendra-vlsi-engineer/README.md

Hey there, I'm Devendra 👋

👩‍💻 About Me

I'm Devendra from Bengaluru, Karnataka. Currently, I am working at Tata Consultancy Services (TCS). I’ve recently completed an Advanced Design and Functional Verification Training. This training has enhanced my expertise in VLSI, Functional Verification, and SystemVerilog. I’m passionate about digital design and hardware verification, and I’m always looking for opportunities to learn and grow.

In my free time, I enjoy coding, re-coding, and working on personal projects to continually sharpen my skills.

  • 🔭 Current Focus: Functional Verification and SystemVerilog
  • 📚 Learning: Advanced design techniques and verification methodologies
  • ⚡ Hobbies: Coding, problem-solving, and exploring new technologies

💪 Languages & Tools

  • 💻 Verilog, SystemVerilog
  • 🛠 ModelSim, QuestaSim
  • 🛠 Xilinx ISE
  • 📝 GVim Text Editor

🔥 My Stats

streak graph

Thanks for visiting my profile!
Feel free to connect if you're into VLSI, SystemVerilog, or any related fields! 😊

Popular repositories Loading

  1. memory_verilog memory_verilog Public

    This is a complete memory design and it's verification using the testbench

    Verilog

  2. devendra-vlsi-engineer devendra-vlsi-engineer Public

    Hey you, nice to meet you...

  3. Combinational-Circuits Combinational-Circuits Public

    This repository contains Verilog code for various combinational circuits. It features modules demonstrating logic designs where outputs depend solely on current inputs. The repo is ideal for practi…

    Verilog

  4. user_arguments user_arguments Public

    Verilog