Skip to content

LLVM integrated assembler - nanoMIPS port#1

Draft
farazs-github wants to merge 123 commits intonanomips-llvm13-submissionfrom
nmips/frs/as
Draft

LLVM integrated assembler - nanoMIPS port#1
farazs-github wants to merge 123 commits intonanomips-llvm13-submissionfrom
nmips/frs/as

Conversation

@farazs-github
Copy link
Owner

No description provided.

Faraz Shahbazker and others added 30 commits August 23, 2022 11:27
This isn't a full fix on its own though since RA is not actually
flagged as non-allocable, and there's nothing that denotes
'clobbered by the calller's call instruction itself'
This was previously assuming both to have an implicit src
operand. As per ISA, the source operand for ADDIUPC is
implicit, while that for ADDIU[GP] is explicit.
Use PC-relative (ADDIUPC) instructions till we can resolve
generating correct GP-relative instructions with %gp_rel
Signed-offset loads & stores don't have valid relocations and
neither do any of the 16-bit loads & stores.
(accidentally commented in 9216bd1)
@farazs-github farazs-github added the enhancement New feature or request label May 31, 2023
@farazs-github farazs-github self-assigned this May 31, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

enhancement New feature or request

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant